View STV5438H_294713.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

STV5348 STV5348/H - STV5348/T
MONOCHIP TELETEXT AND VPS DECODER WITH 8 INTEGRATED PAGES
FEATURES SUMMARY COMPLETE TELETEXT AND VPS DECODER INCLUDING AN 8 PAGE MEMORY ON A SINGLE CHIP
Figure 1. Package
UPWARD SOFTWARE COMPATIBLE WITH PREVIOUS ST's MULTICHIP SOLUTIONS (SAA5231, SDA5243, STV5345) PERFORM PDC SYSTEM A (VPS) AND PDC SYSTEM B (8/30/2) DATA STORAGE SEPARATELY DEDICATED "ERROR FREE" OUTPUT FOR VALID PDC DATA INDICATION OF LINE 23 FOR EXTERNAL USE SINGLE +5V SUPPLY VOLTAGE SINGLE 13.875MHz CRYSTAL REDUCED SET OF EXTERNAL COMPONENTS, NO EXTERNAL ADJUSTMENT OPTIMIZED NUMBER OF DIGITAL SIGNALS REDUCING EMC RADIATION HIGH DENSITY CMOS TECHNOLOGY DIGITAL DATA SLICER AND DISPLAY CLOCK PHASE LOCK LOOP 28 PIN DIP & SO PACKAGE
CVBS MA/SL VDDA POL
1 2 3 4 5 6 7 8 9 10 11 12 13 14 28 27 26 25 24 23 22 21 20 19 18 17 16 15
PDIP28 (Plastic Package)

SO28 (Plastic Package)
Figure 2. Pin Connections
CBLK TEST VSSA VSSO XTI XTO VDDD VCR/TV RESERVED DV L23 SDA SCL Y

DESCRIPTION The STV5348 decoder is a computer-controlled teletext device including an 8 page internal memory. Data slicing and capturing extracts the teletext information embedded in the composite video signal. Control is accomplished via a two wire serial I2C bus (R). Chip address is 22h. Internal ROM provides a character set suitable to display text using up to seven national languages. Hardware and software features allow selectable master/slave synchronization configurations. The STV5348 also supports facilities for reception and display of current level protocol data.
STTV/LFB FFB VSSD R G B RGB REF BLAN COR ODD/EVEN
REV. 2 May 2004 1/30
STV5348 - STV5348/H - STV5348/T
Table 1. Pin Description
Pin No 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 Symbol CVBS MA/SL VDDA POL STTV/LFB FFB VSSD R G B RGBREF BLAN COR ODD/EVEN Y SCL SDA L23 DV RESERVED VCR/TV VDDD XTO XTI VSSO VSSA TEST CBLK Function Input Input Analog Supply Input Output / Input Input Ground Output Output Output Supply Output Output Output Output Input Input/ Output Output Output Test Input Digital Supply Crystal Output Crystal Input Ground Ground Test Input / Output Description Composite Video Signal Input through Coupling Capacitor Master/Slave Selection Mode +5V STTV / LFB / FFB Polarity Selection Composite Sync Output, Line Flyback Input Field Flyback Input Digital Ground Video Red Signal Video Green Signal Video Blue Signal DC Voltage to define RGB High Level Fast Blanking Output TTL Level Open Drain Contrast Reduction Output 25Hz Output Field synchronized for non-interlaced display Open Drain Foreground Information Output Serial Clock Input Serial Data Input/Output Line 23 Identification VPS Data Valid To be connected to VSSD through a resistor PLL Time Constant Selection +5V Oscillator Output 13.875MHz Oscillator Input 13.875MHz Oscillator Ground Analog Ground Grounded to VSSA To connect Black Level Storage Capacitor Figure 12 14 15 18 15 16 16 16 16 18 18 18 18 19 20 18 18 18 18 17 17 14 13
2/30
STV5348 - STV5348/H - STV5348/T
Figure 3. Block Diagram
STTV/LFB FFB MA/SL POL L23 5 CVBS 1 6 2 4 18
Data Clock
V DDD 22
VDDA 3
CBLK 28 VCR/TV 21 XTI 24 XTO 23 VSSO 25
CLAMPING SYNCHRONIZING DATA EXTRACTION
DATA DECODING DATA PROCESSING
Address CTRL Data
19 DV
20 TEST
OSCILLATOR FREQUENCY SYNTHETIZER TIME BASE
Data
8 PAGES MEMORY
Address CTRL
12 BLAN 13 COR 8 RED GREEN 9
SCL 16 SDA 17
I C BUS INTERFACE
2
DISPLAY INTERFACE
10 BLUE 15 Y
STV5348
7 V SSD 26
27
11
14
VSSA TEST
RGB REF ODD/EVEN
Table 2. Absolute Maximum Ratings
Symbol VDD VI VO VDD Toper Tstg Parameter Positive Supply Voltage on VDDD and VDDA Input Voltage (any input) Output Voltage (any output) Difference between VDDD, VDDA Operating Ambient Temperature Storage Temperature Value -0.3, 6.0 -0.3, VDD + 0.5 -0.3, VDD + 0.5 0.25 0, +70 -40, +150 Unit V V V V C C
3/30
STV5348 - STV5348/H - STV5348/T
ELECTRICAL CHARACTERISTICS (VDD = 5V, VSS = 0V, TA = 25C) Table 3. Supplies
Symbol VDD IDDD IDDA Supply Voltage VDDD Pin Supply Current VDDA Pin Supply Current Parameter Min. 4.75 Typ. 5.0 30 5 Max. 5.25 Unit V mA mA
Table 4. Inputs
Symbol CBLK IBLKO IBLKI CVBS CVBSI CVBSC tSYNC VCLAMP ICLPH ICLPL Video Input Amplitude (peak to peak) Input Capacitance Delay from CVBS to TCS Output from STTV Pin Clamping Level at Synchro Pulse High Level Clamp Current (CVBS = VCLAMP + 1V) Low Level Clamp Current (CVBS = VCLAMP - 0.3V) 200 0 5 -400 1 10 V pF ns mV A A Source Current (VCBLK = 2V, VCVBS = 0V) Sink Current (VCBLK = 2V, VCVBS = 1V)) 4.75 5.0 30 5.25 V mA Parameter Min. Typ. Max. Unit
MA/SL, POL, LFB, FFB, VCR/TV VIL VIH IIL CI SCL, SDA VIL VIH IIL fSCL tR, tF CI RGB REF VI II Input Voltage Input Current VDD-0.5V VDD VDD+0.3V 50 V mA Input Voltage Low Level Input Voltage High Level Input Leakage Current (VI = 0 to VDD) Clock Frequency (SCL) Input Rise and Fall Time (10 to 90%) Input Capacitance -0.3 3 -10 +1.5 VDD +10 100 2 10 V V A kHz s pF Input Voltage Low Level Input Voltage High Level Input Leakage Current (VI = 0 to VDDD) Input Capacitance -0.3 2 -10 +0.8 VDD +10 10 V V A pF
4/30
STV5348 - STV5348/H - STV5348/T
Table 5. Outputs
Symbol RGB VOL VOH CL tR, tF BLAN VOL VOH CL tR, tF Output Low Voltage (IOL = 2mA) Output High Voltage (IOH = -0.2mA) Load Capacitance Rise and Fall Time (10 to 90%) 0 VDD - 0.5 50 20 0.4 V V pF ns Output Low Voltage (IOL = 2mA) Output High Voltage (IOH = -2mA, RGB REF = VDD/2) Load Capacitance Rise and Fall Time (10 to 90%) RGB REF - 0.5 0.4 RGB REF 50 20 V V pF ns Parameter Min. Typ. Max. Unit
ODD/EVEN, STTV, L23, DV VOL VOH CL tR, tF Output Low Voltage (IOL = 2mA) Output High Voltage (IOH = -0.2mA) Load Capacitance Rise and Fall Time (10 to 90%) 0 VDD - 0.8 0.5 VDD 50 20 V V pF ns
COR AND COR AND Y (with Pull up to VDDD) VOL CL tF IOLL SDA VOL tF CL Output Low Voltage (IOL = 3mA) Fall Time (3.0 to 1.0V) Load Capacitance 0 0.5 200 400 V ns pF Output Low Voltage (IOL = 2mA) Load Capacitance Fall Time (RL = 1.2k, VDDD - 0.5V to 1.5V) Output Leakage Current -10 0 0.5 25 50 +10 V V ns s
Table 6. Crystal Oscillator
Symbol fXTAL RBIAS CI Crystal Frequency Internal Bias Resistance Input Capacitance 0.4 Parameter Min. Typ. 13.875 1 3 7 Max. Unit MHz M pF
5/30
STV5348 - STV5348/H - STV5348/T
Table 7. Timing
Symbol Parameter Min. Typ. Max. Unit SERIAL BUS (referred to VIH = 3V, VIL = 1.5V) tLOW tHIGH tSU, DAT tHD, DAT tSU, STO tBUF tHD, STA tSU, STA Clock: Low Period High Period Data Set-up Time Data Hold Time Stop Set-up Time from Clock High Start Set-up Time following a Stop Start Hold Time Start Set-up Time following Clock Low to High Transition 4 4 250 170 4 4 4 4 s s ns ns s s s s
Figure 4. Display Output Timing
LSP (TCS) 0 4.66 R.G.B.Y (1) 0 16.67 (a) LINE RATE 56.67 all timings in s s 40s 64
lines 42 to 291 inclusive (and 355 to 604 inclusive interlaced) R.G.B.Y (1) 0 41 (b) FIELD RATE 291 312 line numbers
6/30
STV5348 - STV5348/H - STV5348/T
Figure 5. Serial Bus Timing
SDA t BUF
t LOW
tF
SCL t HD,STA tR t HD,DAT t HIGH t SU,DAT
SDA t SU,STA
VIH = 3V , VIL = 1.5V
t SU,STO
Figure 6. Master Synchronization Mode - Hardware Configuration
Output signal on STTV Pin : 1 Synchro Extractor Line PLL Line PLL POL grounded VCS when R1D2 = 0 TCS when R1D2 = 1 2 +5V 4 POL VCS R1D2 = "0" TCS R1D2 = "1" Bit R1D2 I2C Control POL to VDD VCS when R1D2 = 0 TCS when R1D2 = 1
MA/SL
STTV
7/30
STV5348 - STV5348/H - STV5348/T
Figure 7. Master Synchronization Mode - Delivered Composite Synchronization Signal
VCS, TCS (interlaced) 621 (308) VCS, TCS (interlaced) 309 310 311 312 313 314 (1) 315 (2) 316 (3) 317 (4) 318 (5) 319 (6) 622 (309) 623 (310) 624 (311) 625 (312) 1 2 3 4 5 6
TCS (non-interlaced) 308 309 310 311 312 1 2 3 4 5 6
The number positions indicate the end of lines. Internal signals : - VCS composite synchro from CVBS signal, - TCS Teletext composite synchro.
Figure 8. Slave Synchronization Mode
MA/SL 2 +5V +5V POL 4 6 FFB POL grounded, Inputs Signals : are LFB line flyback synchro on Pin 5 FFB field flyback synchro on Pin 6 or SCS synchro composite signal on Pins 5 and 6 POL to VDD, Inputs Signals : are LFB line flyback synchro on Pin 5 FFB field flyback synchro on Pin 6 or SCS synchro composite signal on Pins 5 and 6 LFB 5 SCS
Figure 9. Data Valid Timing (DV)
Field 0 DV for VPS Data Line 16 Field 1 Field 0
8/30
STV5348 - STV5348/H - STV5348/T
FUNCTIONAL DESCRIPTION Displayable Page Memory Map The organization of a page memory is shown in Figure 10. The display area consists of 25 rows of 40 characters per row. The organization is as follows: - Row zero contains the page header: - The first seven characters (0 - 6) are used for messages regarding the operational status. - The eighth character is an alphanumeric control character either "white" or "green" defining the "search" status of the page. When it is "white" the operational state is normal and the header appears white; when it is "green" the operational state corresponds Figure 10. Page Memory Organization
7 Status Characters Fixed characters Alphanumerics white for normal, green on search 7 1 24 characters from page header rolling on page search 24 8 scrolling time characters 8
to the "search mode" and the header appears green. - The following twenty-four characters give the header of the requested page when the system is in search mode. - The last eight characters display the time of day. - Row number twenty-four is used by the microprocessor for the display of information, or used to display X/24 colored key data according to R0D7 bit. - Row twenty-five comprises ten bytes of control data concerning the received page (see Table 9) and fourteen free bytes which can be used by the microprocessor.
ROW
0 1 2 3 4 5 6 7 8 9 10 11
MAIN PAGE DISPLAY AREA
12 13 14 15 16 17 18 19 20 21 22 23
row free for status (R0D7 = 0) or packet X/24 (R0D7 = 1) 10 10 bytes for received page information 14 14 bytes free for use by C
24 25
9/30
STV5348 - STV5348/H - STV5348/T
Table 8. Ghost Row Storage Organization
Row Address of Stored Data 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 (2)
Note: 1. Packet 8/30 storage:
Designation Code 0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011 1100 1101 1110 0010 0000
Row (Packet) Number
Function
X / 26
Enhanced display facilities
Page related data stored in chapter corresponding to level 1 data, i.e. For 0 goes in 4 " 1 " "5 " 2 " "6 " 3 " "7
X / 28
Conditional access Editorial
0001 X / 27 0100 Composition 0101 X / 24 X / 25 0000 XXXX 0001 Not used
chapter 4, row23 chapter 5, row23 chapter 6, row23
Linked pages
Page extension stored here if R0D7 = 0 Page extension Color definition
(1)
X / 28 8 / 30 (1) X/28
Broadcasting service data packet
Character set designation
8/30/0,1: 8/30/2,3: 8/30/4 to 15: 2. See Table 10 for VPS data storage.
10/30
STV5348 - STV5348/H - STV5348/T
Table 9. Row 25 Received Page Control Data Format
D0 D1 D2 D3 D4 D5 D6 D7 COLUMN PU0 PU1 PU2 PU3 HAM 0 0 0 0 PT0 PT1 PT2 PT3 HAM 0 0 0 1 MU0 MU1 MU2 MU3 HAM 0 0 0 2 MT0 MT1 MT2 C4 HAM 0 0 0 3 HU0 HU1 HU2 HU3 HAM 0 0 0 4 HT0 HT1 C5 C6 HAM 0 0 0 5 C7 C8 C9 C10 HAM 0 0 0 6 C11 C12 C13 C14 HAM 0 0 0 7 MAG0 MAG1 MAG2 0 FOUND 0 0 0 8 0 0 0 0 0 PBLF 0 0 9
Page number : - MAG = magazine, PU = page units, PT = page tens. Page sub-code : - MU = minutes units, MT = minutes tens, HU = hours units, HT = hours tens. PBLF = page being looked for, FOUND = low for page found, HAM = hamming error in byte, C4-14 = control bits.
VPS DATA (see Table 10) VPS data are stored in row 25 chapter 5 as shown in Table 10 when VPS enable bit (D4 of R8 register) is set. VPS data bits are decoded and stored in a received area with biphase error bit. 8/30/2 data are stored as received (without hamming decoding) in Row 23 chapter 5 according to Table 10. 8/30 packet and VPS data decoding is the responsibility of the control software. The decoder simply stores transmitted data. I2C Bus Register Map (see Table 11) Registers R0 to R10 are write only whilst R11A is a read/write and R11B is read only. Table 10. PDC Data Storage
Column VPS (Row 25) Column 8/30/2 (Row 23) VPS (Row 25) B4 B5 20 21 0 1 2 3 4 5 6 7 8
The automatic succession on a byte by byte basis is indicated by the arrows in Table 10. In the normal operating mode TB should be set to logic level 0. After power-up the contents of the registers are as follows: all bits in registers R0 to R11A are cleared to zero with the exception of bits D0 and D1 in registers R5 and R6 which are set to logical one. After power-up all the memory bytes are preset to hexadecimal value 20H (space) with the exception of the byte corresponding to row 0 of column 7 of chapter 0 which is set to the value corresponding to "alpha white" hexadecimal value 07H.
9
10
11
12
13
14
15
16
17
18
19
8/30/2 (Row 23) D
Initial Page
b13 b14 b15 b16 b17 b18 b19 b20 b21 b22 b23 b24 b25 B11 28 29 30 31 B12 32 33 B13 34 35 B14 36 37 B15 38 39
Received Page Information 22 23 24 25 26 27
Status Display
11/30
STV5348 - STV5348/H - STV5348/T
Table 11. Register Specification
D7 D6 D5 D4 DISABLE ROLLING HEADER GHOST ROW ENABLE ACQ. CCT A0 PRD4 (1) COR IN COR IN D3 (1) D2 EVEN OFF TCS ON START COLUMN SC2 PRD2 A2 TEXT IN TEXT IN BOX ON 24 A2 R2 C2 D2 (R/W) 0 D1 (1) D0 SEL 11B X24 FREE 0 POSITION RUNNING PLL (1) 7 + P/ 8 BIT BANK SELECT A2 (1) (1) BKGND IN BKGND IN CURSOR ON/OFF (1) (1) (1) D6 (R/W) 0 ACQ. ON/OFF ACQ. CCT A1 (1) (1) COR OUT COR OUT
R0 Mode 0
DEW/ FULL FIELD TB
T1
T0
R1 Mode 1
(1)
START COLUMN SC1 PRD1 A1 PON OUT PON OUT BOX ON 1-23 A1 R1 C1 D1 (R/W) DATA QUAL
START COLUMN SC0 PRD0 A0 PON IN PON IN BOX ON 0 A0 R0 C0 D0 (R/W) VCS QUAL
R2 Page request address R3 Page request data R4 Display chapter R5 Display control (normal) R6 Display control (newsflash / subtitle) R7 Display mode R8 Active chapter R9 Active row R10 Active column R11A Active data R11B Status
(1) (1) BKGND OUT BKGND OUT STATUS ROW BTM/TOP (1) (1) (1) D7 (R/W) 60Hz
PRD3 (1) TEXT OUT TEXT OUT SINGLE/ DOUBLE HEIGHT CLEAR MEM. R3 C3 D3 (R/W) 0
CONCEAL/ TOP/ REVEAL BOTTOM (1) (1) C5 D5 (R/W) 0 VPS ENABLE R4 C4 D4 (R/W) 0
Note (1). Reserved register bits: must be set to 0.
12/30
STV5348 - STV5348/H - STV5348/T
Table 12. Registers Functions
Register Function Bit(s) SEL 11B (D0) EVEN OFF (D2) R0 Address 00H DISABLE ROLLING HEADER FREE RUNNING PLL (D6) X/24 POSITION (D7) T1 (D1) 0 0 1 1 T0 (D0) 0 1 0 1 Description Selection of register 11B (D0 = 1) or 11A (D0 = 0) Control of ODD/EVEN pin: EVEN signal output (D2 = 0) or grounded (D2 = 1) D4 = 1, Disable rolling header D4 = 0, Normal operation D6 = 0, PLL locks on line frequency D6 = 1, to force free running mode D7 = 0, packet X/24 stored to chapter 4 to 7/row 20 D7 = 1, packet X/24 stored to chapter 0 to 3/row 24 Character display line control: 312.5/312.5 line MIX - mode with interlace 312/313 line TEXT - mode without interlace 312/312 line Terminal mode without interlace External synchronization. SCS mode (scan field synchro) Master Mode (MA/SL Pin 2 = 0) case POL Pin 4 = 0 D2 = 0, Pin 5 = VCS D2 = 1, Pin 5 = TCS Slave Mode (MA/SL Pin 2 = VDD) No effect Selection of field flyback mode or full channel mode (D3 = 1) for recovering of Teletext data. Selection of ghost row mode (D4 = 1) Control of acquisition operation (D5 = 0 enables acquisition) Selection of received data format either 7 bits with parity (D6 = 0) or 8 bits without parity (D6 = 1). Address the first column of the on chip page request RAM to be written. Test bit equal to "0" in the normal working mode. Address a group of four consecutive pages currently used for data acquisition. Address of one of the two groups of four pages for acquisition in normal mode. Written data in the page request RAM, starting with the columns addressed by SC0, SC1, SC2. Chapter selection.
R11 addressing and pin functions control
TCS ON (D2)
R1 Address 01H
Operating mode controls DEW / FULLFIELD (D3) GHOST ROW ENABLE (D4) ACQUISITION ON / OFF (D5) 7 bits + parity or 8 bits without parity (D6) SC0, SC1, SC2 (D0, D1, D2)
R2 Address 02H
Addressing information for a page request
TB (D3) A0, A1 (D4, D5) A2 (D6)
R3 Address 03H R4 Address 04H
Data relative to the requested page (see Table 10) Selection of one of eight pages to display
PRD0 - PRD4 (D0 - D4) A0, A1, A2 (D0, D1, D2)
13/30
STV5348 - STV5348/H - STV5348/T
Register Function Bit(s) PON (D0, D1) R5 Address 05H TEXT (D2, D3) Display control for normal operation COR (D4, D5) BKGND (D6, D7) IN / OUT R6 Address 06H Display control for news-flash subtitle generation See R5 BOX ON 0, 1-23,24 (D0, D1, D2) Description Picture on (IN: D0, OUT: D1) Text on (IN: D2, OUT: D3) Contrast reduction on (IN: D4, OUT: D5) Background color on (IN: D6, OUT: D7) Enable inside/outside the box See R5 The "boxing" function is enabled on row 0,1-23 and 24 by D0, D1 and D2 set to one.
R7 Address 07H
Display mode
TOP / BOTTOM X0 = Normal Single / Double Height 01 = double height Rows 0 to 11 11 = double height Rows 12 to 23 (D4/D3) Conceal / Reveal (D5) Cursor ON/OFF (D6) STATUS ROW BTM / TOP (D7) VPS Enable (D4) Clear Memory (D3) Conceal Reveal Function Cursor position given by row/column value of R9/R10 The row 24 is displayed before the "Main text Area" (lines 0-23) or after (D7 = 0). D4 = 1 Enable VPS acquisition and DV signal output. D4 = 1 Clear memory. Chapter selected with A2A1A0 (D2, D1, D0) R4. Chapter selection
R8
Memory access Chapter Address (D2, D1, D0)
R9 to R11A Active row address (R9), active column address (R10). Address Data contained in R11A read (written) from (to) memory by microprocessor via I2C. 08H to 0BH (1) VCS QUAL (D0) R11B Address 0BH (1) DATA QUAL (D1) 50/60Hz (D7) Good VCS quality signal detected (D0 = 1). Bad VCS quality signal detected (D0 = 0). Good TELETEXT signal (D1 = 1). Bad TELETEXT signal (D1 = 0). If D1 = 0 frame frequency is 50Hz (only valid with good VCS)
Status
Note: 1. Reading of R11A or R11B is determined by register 0, bit D0. However, write operation is always performed on R11A register.
14/30
STV5348 - STV5348/H - STV5348/T
Table 13. Register R3
START COLUMN
PRD4 Do care magazine Do care page tens Do care page units Do care hours tens Do care hours units Do care minutes tens Do care minutes units
PRD3 HOLD PT3 PU3 X HU3 X MU3
PRD2 MAG2 PT2 PU2 X HU2 MT2 MU2
PRD1 MAG1 PT1 PU1 HT1 HU1 MT1 MU1
PRD0 MAG0 PT0 PU0 HT0 HU0 MT0 MU0
0 1 2 3 4 5 6
The abbreviations have the same significance as in Table 9 with the exception of the "DO CARE" entries. It is only when this bit is "1" that the corresponding digit is taken into consideration on page request. For example, a page defined as "normal" or one defined as "timed" may be selected. If "HOLD" is low the page is held. The addressing of successive bytes via the I C is automatic.
2
Character Sets The complete character set with 8-bit decoding is given in Table 12. Characters in columns 0 and 1 are normally displayed as blanks. Black dots represent the character shape whereas white dots represent the background.
Each character can be identified by a pair of corresponding row and column integers: for example the character "3" may be indicated by 3/3. A rectangle may be represented as follows: The characters 8/6, 8/7, 9/5, 9/7 are used as special characters, always in conjunction with 8/5. The 13 national characters are placed in columns with bit 8 = 0.
15/30
* **
16/30
0 0
1 1 0
0
0
0 0
0 0 0 1
1
0 or 1 0
0
0 1 0 0 0 1
5
0 or 1 0
0 0 1
1 1
1 1 0 0 8
9 12 1
0
1 1 0
1 1
1
1 1
1 0
0 1 0 1 1
15 13
0 1 7
0 1 0
7a 6a
0 1 0
1
1 0 1
3
B I T S b4 b3 b2 b1 1
b8 b7 b6 b5 0
graphics black graphics re d graphics green graphics yellow graphics blue
column
r o w
1
2
2a
3a
4 6 14
0
0
0
0
0
alphanumerics black
0
0
0
1
1
alphanumerics red
0
0
1
0
2
alphanumerics green
STV5348 - STV5348/H - STV5348/T
Case using C12 C13 C14 = 001 (German Set)
graphics magenta
graphics cyan graphics white conceal display
0
0
1
1
3
alphanumerics yellow
0
1
0
0
4
alphanumerics blue
0
1
0
1
5
alphanumerics magenta
Table 14. STV5348 Complete Character Set (with 8 bit codes) - West European Languages
These control characters are reserved for compatibility with other data codes. These control characters are presumed before each row begins
flash **
steady
0
1
1
0
6
alphanumerics cyan
0
1
1
1
7
** alphanumerics white
1
0
0
0
8
1
0
0
1
9 **
end box
*
** continuous graphics
separated graphics
1
0
1
0
10
1
0
1
1
11
start box **
ESC
1
1
0
0
12
normal height
double height
*
** black background ** new background
hold graphics
1
1
0
1
13
1
1 *
1
0
14
SO **
1
1
1
1
15
SI
release graphics
Table 15. STV5348/H Complete Character Set (with 8 bit codes) - East European Languages
* **
0 0 0 0 1 0 2 2a 3 3a 4 5 6 6a 7 7a 8 9 12 13 14 15 0 0 0 0 0 1 0 0 0 1 1 1 1 1 0 0 1 1 0 0 1 0 0 1 0 1 1 0 0 1 1 1 1 1 1 0 0 0 0 1 0 0 0 0 1 1 graphics black graphics red graphics green graphics yellow graphics blue graphics magenta graphics cyan graphics white conceal display ** steady ** end box * start box ESC ** ** black background ** new background * SO * ** SI release graphics hold graphics separated graphics ** continuous graphics 2 0 0 or 1 0 1 0 or 1 0 1 0 1 1 1 1 1 flash normal height double height
B I T S
b 4 b3 b2 b1
b8 b7 b6 b5
column
r o w
0
0
0
0
0
alphanumerics black
0
0
0
1
1
alphanumerics red
0
0
1
0
2
alphanumerics green
Case using C12 C13 C14 = 001 (Rumanian Set)
0
0
1
1
3
alphanumerics yellow
0
1
0
0
4
alphanumerics blue
0
1
0
1
5
alphanumerics magenta
These control characters are reserved for compatibility with other data codes. These control characters are presumed before each row begins
0
1
1
0
6
alphanumerics cyan
0
1
1
1
7
** alphanumerics white
1
0
0
0
8
1
0
0
1
9
1
0
1
0
10
1
0
1
1
11
1
1
0
0
12
1
1
0
1
13
1
1
1
0
14
1
1
1
1
15
STV5348 - STV5348/H - STV5348/T
17/30
8-??.EPS
18/30
0 0 0 1 0 1 0 0 8 9 12 13 14 6 6a 7 7a 1 0 0 15 1 1 0 0 0 0 1 1 1 0 1 0 0 0 4 5 1 0 3a 1 0 3 1 1 1 1 1 1 1 0 1 0 0 0 0 0 1 1 graphics black graphics red graphics green graphics yellow graphics blue graphics magenta graphics cyan graphics white conceal display ** steady ** end box * start box ESC ** separated graphics continuous graphics ** 2 2a 0 2 0 1 0 0 0 0 or 1 0 1 0 0 0 1 1 1 1 1 0 or 1 0 1 white flash normal height double height * SO * SI release graphics ** hold graphics ** new background ** black background
STV5348 - STV5348/H - STV5348/T
Table 16. STV5348/T Complete Character Set (with 8 bit codes) - Turkish European Languages
* **
B I T S b4 b3 b 2 b 1
b8 b7 b6 b5
column
r o w
0
0
0
0
0
alphanumerics black
0
0
0
1
1
alphanumerics red
0
0
1
0
2
alphanumerics green
Case using C12 C13 C14 = 001 (German Set)
0
0
1
1
3
alphanumerics yellow
0
1
0
0
4
alphanumerics blue
0
1
0
1
5
alphanumerics magenta
These control characters are reserved for compatibility with other data codes. These control characters are presumed before each row begins
0
1
1
0
6
alphanumerics cyan
0
1
1
1
7
** alphanumerics
1
0
0
0
8
1
0
0
1
9
1
0
1
0
10
1
0
1
1
11
1
1
0
0
12
1
1
0
1
13
1
1
1
0
14
1
1
1
1
15
STV5348 - STV5348/H - STV5348/T
The basic set of the 96 characters is shown in Table 17. The location of the 13 national characters Table 17. Basic character set.
2/0 3/0 4/0
National Character
are shown in Table 17 whilst full national character sets are depicted in Table 18, 19 and 20.
5/0
6/0
National Character
7/0
2/1
3/1
4/1
5/1
6/1
7/1
2/2
3/2
4/2
5/2
6/2
7/2
2/3
National Character
3/3
4/3
5/3
6/3
7/3
2/4
National Character
3/4
4/4
5/4
6/4
7/4
2/5
3/5
4/5
5/5
6/5
7/5
2/6
3/6
4/6
5/6
6/6
7/6
2/7
3/7
4/7
5/7
6/7
7/7
2/8
3/8
4/8
5/8
6/8
7/8
2/9
3/9
4/9
5/9
6/9
7/9
2/10
3/10
4/10
5/10
6/10
7/10
2/11
3/11
4/11
5/11
National Character
6/11
7/11
National Character
2/12
3/12
4/12
5/12
National Character
6/12
7/12
National Character
2/13
3/13
4/13
5/13
National Character
6/13
7/13
National Character
2/14
3/14
4/14
5/14
National Character
6/14
7/14
National Character
2/15
3/15
4/15
5/15
National Character
6/15
7/15
19/30
STV5348 - STV5348/H - STV5348/T
Table 18. STV5348 Character Set - West European Languages
7/14 CHARACTER POSITION (COLUMN/ROW) C14 2/3 0 2/4 4/0 5/11 5/12 5/13 5/14 5/15 6/0 7/11 7/12 7/13
1
1
0
PHCB (1)
C13
0
0
1
0
1
0
C12
0
0
0
0
1
LANGUAGE
SWEDISH
Note: 1. Where PHCB are the Page Header Control bits. Other Combinations default to English. Only the above characters change with the PHCB. All others characters in the basic set are shown in Table 14.
20/30
SPANISH
GERMAN
ENGLISH
FRENCH
ITALIAN
1
0
1
STV5348 - STV5348/H - STV5348/T
Table 19. STV5348/H Character Set East European Languages
7/14
Table 20. STV5348/T Character Set Turkish European Languages
7/14 CHARACTER POSITION (COLUMN/ROW) C14 2/3 0 2/4 4/0 5/11 5/12 5/13 5/14 5/15 6/0 7/11 7/12 7/13
CHARACTER POSITION (COLUMN/ROW)
C14
2/3
2/4
4/0
5/11
5/12
5/13
5/14
5/15
6/0
7/11
7/12
7/13
1
0
1
0
0
1
0
0
1
1
PHCB (1)
PHCB (1)
C13
C13
0
0
1
1
0
1
0
0
1
0
1
C12
C12
0
0
1
0
1
0
0
0
1
1
CZECHOSLOVAK
SERBO-CROAT
1
LANGUAGE
RUMANIAM
SWEDISH
LANGUAGE
GERMAN
Note: 1. Where PHCB are the Page Header Control bits. Other Combinations default to German. Only the above characters change with the PHCB. All others characters in the basic set are shown in Table 16.
POLISH
Note: 1. Where PHCB are the Page Header Control bits. Other Combinations default to Turkish. Only the above characters change with the PHCB. All others characters in the basic set are shown in Table 16.
SPANISH
TURKISH
ENGLISH
GERMAN
FRENCH
ITALIAN
1
0
1
21/30
STV5348 - STV5348/H - STV5348/T
Figure 11. Character Format
Alphanumerics and Graphics 'space' character 2/0
Alphanumerics character 2/13
Alphanumerics or blast-through alphanumerics character 4/8
Alphanumerics character 7/15
Contiguous graphics character 7/6
Separated graphics character 7/6
Separated graphics character 7/15 Background Color
Contiguous graphics character 7/15 Display Color
=
=
22/30
STV5348 - STV5348/H - STV5348/T
I/O PIN ELECTRICAL SCHEMATICS Figure 12. Analog 1 (CVBS)
VDDA
VDDD 450
Figure 15. Input D
CVBS
250
1
Pins 4, 6 POL, FFB
VSSD
VSSA
Figure 13. Analog 2 (CBLK)
VDDA
Figure 16. PRGB
VDDD
RGB REF
CBLK
250
11
450 Pins 8, 9, 10 R, G, B VSSD
28
VSSA
Figure 14. Input A
Figure 17.
VDDD
VDDA 450
750k
Pins 2, 27 MA/SL, TEST
XTI
450
XTO
450
24
23
VSSD
VSSA
23/30
STV5348 - STV5348/H - STV5348/T
Figure 18. INOUT
VDDD Pins 5, 12, 13, 14, 15, 18, 19, 20, 21 STTV/LFB, BLAN, COR, ODD/EVEN, Y, L23, DV, RESERVED, VCR/TV 450
Figure 20. PSDA
VDDD SDA 450
17
VSSD
VSSD
Figure 19. PSCL
VDDD SCL 450
16
VSSD
24/30
STV5348 - STV5348/H - STV5348/T
Figure 21. Application Diagram
0.1F 1 +5V SL MA 1F +5V 3 +5V 4 5 6 7 8 9 VDDA POL STTV/LFB FFB VSSD R G VSSA 26 VSSO 25 C1* XTI 24 13.875MHz XTO 23 VDDD 22 TV VCR/TV 21 20 47k** 19 18 SDA 17 SCL 16 Y 15 VCR 1F 10nF +5V C2* +5V 2 MA/SL TEST 27 CVBS CBLK 28 0.1F
S T V 5 3 4 8
+5V 0.1F
10 B 11 RGB REF 12 BLAN 13 COR 14 ODD/EVEN
* Value according to used crystal, C1 = C2 = 2 * CLOAD Example : C1 = C2 = 56pF, CLOAD = 30pF. ** Depending on application. Please refer to our video application lab.
Remark: all the power supply inputs must be switched on at the same time (connected to the same source).
25/30
STV5348 - STV5348/H - STV5348/T
PART NUMBERING Table 21. Order Codes
Part Number STV5438 STV5438/H STV5348/T STV5348D STV5348D/T Package PDIP28 PDIP28 PDIP28 SO28 SO28 West European East European Turkish and European West European Turkish and European Temperature Range 0 to 70 C 0 to 70 C 0 to 70 C 0 to 70 C 0 to 70 C
26/30
STV5348 - STV5348/H - STV5348/T
PACKAGE MECHANICAL Table 22. PDIP28 - 28 Pins - Plastic Dip - Mechanical Data
millimeters Symbol Min a1 b b1 b2 D E e e3 F I L 4.445 3.3 15.2 2.54 33.02 14.1 0.175 0.130 0.23 1.27 37.4 16.68 0.598 0.100 1.300 0.555 Typ 0.63 0.45 0.31 0.009 0.050 1.470 0.657 Max Min Typ 0.025 0.018 0.012 Max inches
Figure 22. PDIP28 - 28 Pins - Plastic Dip - Package Dimensions
Note: Drawing is not to scale
27/30
STV5348 - STV5348/H - STV5348/T
Table 23. SO28 - 28 Pins, Plastic Micropackage - Mechanical Data
millimeters Symbol Min A a1 b b1 C c1 D E e e3 F L S 7.4 0.4 17.7 10 1.27 16.51 7.6 1.27 8 (Max) 0.291 0.016 18.1 10.65 0.1 0.35 0.23 0.5 45 (Typ) 0.697 0.394 0.050 0.65 0.299 0.050 0.713 0.419 Typ Max 2.65 0.3 0.49 0.32 0.004 0.014 0.009 0.020 Min Typ Max 0.104 0.012 0.019 0.013 inches
Figure 23. SO28 - 28 Pins, Plastic Micropackage - Package Dimensions
Note: Drawing is not to scale
28/30
STV5348 - STV5348/H - STV5348/T
REVISION HISTORY Table 24. Revision History
Date September-1998 28-May-2004 Revision 1 2 First Issue Stylesheet update. No content change. Description of Changes
29/30
STV5348 - STV5348/H - STV5348/T
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics. The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners (c) 2004 STMicroelectronics - All rights reserved STMicroelectronics GROUP OF COMPANIES Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States www.st.com
30/30

▲Up To Search▲

Price & Availability of STV5438H

	To Download STV5438H Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .